An Efficient Functional Coverage Test for HDL Descriptions at RTL
نویسندگان
چکیده
ion Until now, simulation is still the primary approach for the functional verification of RTL circuit descriptions written in HDL. The FSM coverage test can find all bugs in a FSM design. However, it is impractical for large designs because of the state explosion problem. In this paper, we modify the higher level FSM models used in other applications to replace the FSM model in the FSM coverage test. The STGs can be significantly reduced in this model so that the complexity of the test becomes acceptable even for large designs. This model can be easily extracted from the original HDL code automatically with little computation overhead. The experimental results show that it is indeed a promising functional test for FSMs.
منابع مشابه
Automatic Design Validation Framework for HDL Descriptions via RTL ATPG
We present a framework for high-level design validation using an efficient register-transfer level (RTL) automatic test pattern generator (ATPG). The RTL ATPG generates the test environments for validation targets, which include variable assignments, conditional statements, and arithmetic expressions in the HDL description. A test environment is a set of conditions that allow for full controlla...
متن کاملCoverage Analysis Techniques for HDL Design Validation
ion Until now, the functional verification at RTL is still mostly done by simulating the HDL designs with a massive amount of test patterns. In a typical design environment, the quality of the test mainly depends on the designers understanding of the design and is not measurable. Therefore, more objective methods, which use some well-defined functional coverage metrics to perform a quantitativ...
متن کاملRegister-transfer level fault modeling and test evaluation techniques for VLSI circuits
Stratified fault sampling is used in RTL fault simulation to estimate the gate-level fault coverage of given test patterns. RTL fault modeling and fault injection algorithm are developed such that the RTL fault list of a module can be treated as a representative fault sample of the collapsed stuck-at fault set of the module. The RTL coverage for the module is experimentally found to track the g...
متن کاملEfficient Sequential ATPG for Functional RTL Circuits
We present an efficient register-transfer level automatic test pattern generation (ATPG) algorithm. First, our ATPG generates a series of sequential justification and propagation paths for each RTL primitive via a deterministic branch-and-bound search process, called a test environment. Then the precomputed test vectors for the RTL primitives are plugged into the generated test environments to ...
متن کاملAssertion Based Functional Verification of MBIST Controller Using Coverage Analysis
For the functional validation of hardware designs, simulation with coverage analysis is still the primary means at RTL description of design. Here coverage analysis shows the way towards the optimal use of resource, validation or verification completeness and untested areas of HDL design. The complete coverage analysis of Memory Built in Self-Test (MBIST) controller using several code and funct...
متن کامل